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Abstract—Histogram Equalization (HE) is a popular method
for contrast enhancement. Generally, mean brightness is not
conserved in Histogram Equalization. Initially, Bi-Histogram
Equalization (BBHE) was proposed to enhance contrast while
maintaining a the mean brightness. However, when mean bright-
ness is primary concern, Minimum Mean Brightness Error Bi-
Histogram Equalization (MMBEBHE) is the best technique.
There are several implementations of Histogram Equalization
on FPGA, however to our knowledge MMBEBHE has not
been implemented on FPGAs before. Therefore, we present an
implementation of MMBEBHE on FPGA.
Index Terms—Histogram Equalization, Field Programmable
Gate Array, Image Enhancement
I. INTRODUCTION
Histogram Equalization is a popular image processing tech-
nique for image enhancement. It uses the image frequency
histogram to change the image’s contrast. This often results
in a change in image brightness, which can lead to visual
artifacts not present in the original image [1]–[3]. However,
there are certain cases (for example, consumer electronic
products such as TV) where brightness of an image needs to
be preserved to a larger degree. Bi-Histogram Equalization [4]
was proposed to conserve mean brightness along with justified
contrast enhancement. But, for maximum mean brightness
conservation Minimum Mean Brightness Error Bi-Histogram
Equalization [5] was proposed. MMBEBHE ensures that the
mean brightness of the output image is as close to the original
as possible with contrast enhancement. This makes MM-
BEBHE computationally more expensive than HE and BBHE,
and thus, makes it difficult to implement in a constrained
environment.
A Field programmable gate array (FPGA) is an integrated
circuit, made of a number of programmable logic gates, which
can vary from tens of thousands to millions. These logic gates
have interconnections programmable by the user. This makes
FPGAs extremely useful for a variety of applications, both
academic, and corporate. They are most commonly used to
create accelerated hardware where execution of an algorithm
is optimized by the hardware. This is often the first step to
creating specialized hardware. Initial work on FPGA imple-
mentation of image processing has been carried out by Trost
et al. in [6]. FPGA implementation of contrast enhancement
of an image is proposed [7] and specifically for HE has been
proposed in [8], [9]. Implementation of MMBEBHE on FPGA
is proposed in this paper.
II. SYSTEM DESCRIPTION
We use a Xilinx Basys3 board for our implementation. The
Basys3 is based on Artix-7. It is a starter board of relatively
low cost, and has VGA, USB, along with other ports. Its
features make it suitable for a variety of different circuits.
Initial testing, validation and timings were done on Model-
Sim, and later migrated to Xilinx’s Vivado Design Suite for
more accurate simulations and timing. The results shown in
this paper are from Vivado Design Suite’s simulations.
III. MMBEBHE AND MODIFICATIONS
It is difficult and expensive to work with floating point
numbers on FPGAs, so we modify the MMBEBHE to use
integer arithmetic only. This section details the mathematical
modifications made to the original description of MMBEBHE
to limit operations to integers.
Histogram Equalization defines the the probability density
function P (Xk) as
P (Xk) =
nk
n
Where n is the total number of pixels in X, and nk is the
number of times Xk appears in X, and k = 0, 1, 2, . . . , L− 1
Notice that n is constant across all values of P (Xk). So,
instead of storing floating point P (Xk), we can store nk and
n separately.
Next, Histogram Equalization defines cumulative density
function c(k) as
c(k) =
k∑
j=0
P (Xk) (1)
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c(k) as defined by HE deals with floating point numbers. We
thus make the following calculations
c(k) =
k∑
j=0
P (Xj)
=
n0
n
+
n1
n
+
n2
n
+ . . .+
nk
n
=
1
n
(n0 + n1 + n2 + . . .+ nk)
=
1
n
k∑
j=0
nj
c(k) =
1
n
· fc(Xk) (2)
Where fc(Xk) is the cumulative frequency of Xk. As with
probability density function, values of n, and fc(Xk) can be
separately. We define fc(Xk) as
fc(Xk) =
k∑
j=0
nj (3)
For creating the map, Histogram Equalization defines a func-
tion F (k) as
F (k) = X0 + (XL−1 −X0) · c(k) (4)
Using the value of c(k) from (2), we get
F (k) = X0 + (XL−1 −X0) · c(k)
= X0 + (XL−1 −X0) · 1
n
· fc(Xk)
F (k) =
nX0 + (XL−1 −X0) · fc(Xk)
n
(5)
As n, X0, XL−1, and fc(Xk) are all integers, the numerator of
(5) can be calculated without floating point operations. Also,
since F (k) maps a pixel value to a pixel value, we can use
integer division to calculate the map. However, integer division
itself won’t round up the pixel values. Rounding will need to
be performed using the mod(%) operator.
These changes reduce the overhead of floating point oper-
ations, without changing the mathematics behind Histogram
Equalization, however, they increase the complexity of round-
ing. The mod(%) operator increases the complexity of the
synthesized hardware.
The output image Y = Y (i, j) is then calculated as
Y = F (X)
= F (X(i, j)) | ∀X(i, j) ∈ X (6)
With these changes made to Histogram Equalization, the
rest of MMBEBHE is followed as normal. The Scaled Mean
Brightness Error (SMBE) is calculated for each intensity value
as
SMBE0 = L(n− F (X0))− 2
L−1∑
i=0
iF (Xi) (7)
SMBEγ = SMBEγ−1 + [n− LF (Xγ)] (8)
where F (Xk) = nk, and L is the range of possible pixel
values (256 in our case).
The threshold is calculated as the intensity values at which
absolute value of SMBE is the least. The histogram is split
along the threshold, and HE is independently performed on
each half.
IV. IMPLEMENTATION ON FPGA
Following are the details of how MMBEBHE was imple-
mented on Basys 3. The algorithm was broken down into log-
ical modules. Each module was tested separately before being
pipelined for the final result. Our implementation works on
8-bit image of arbitrary size. However, due to the complexity
of the generated schematic, we have included a bare-bones
schematic for a binary image with 8 pixels which is easier to
comprehend.
Figure 1 shows the high-level interaction between differ-
ent modules. The execution stops after the output map is
calculated. Although this paper presents the implementation
as different modules, the final synthesis was coalesced into
a single mmbebhe module, which takes image as input and
outputs the corresponding map.
A. Generate hist()
This module takes the image as input, and outputs a
histogram of frequency of each pixel value. Internally, this
module contains a pointer to the image array and uses it to
access one element per clock cycle. This retrieved value is
used to increment the frequency in a histogram that is also
kept internally, and added to a register sum, which tracks the
sum of all the pixels seen. Once the module has iterated over
all the pixels, a done flag is set to 1. The saved histogram is
sent further down the pipe to the other modules that need it,
and the execution within the module stops.
The input image array splits into two branches: one for
calculating the frequency histogram freq[255], and another
for calculating the sum of all pixels in the image. For
calculating freq, the pixel value at index is extracted from
image, and 1 is added to the register corresponding to the
pixel value. For calculating sum, pixel value is extracted, and
passed through an adder along with a register, sum, which
stores the running sum of all seen pixels.
B. Calculate smbe()
This module is responsible for calculating the SMBE for
each pixel value present in the image. For a pixel value not
present in the image, the SMBE is set to 0x7fffffff, to en-
sure it will not be chosen as the threshold. Calculate SMBE()
takes the histogram, and sum from Generate Hist() as input.
Internally, it iterates through the histogram, and for each
pixel value calculates the SMBE as described in equation (7)
and (8) and stores it in a map. Note that in equation (7),∑L−1
i=0 i · F (Xi) is the sum of all pixels in the image. This
sum is calculated by Generate Hist() and simply consumed
by this module. Once all SMBEs are calculated, a done flag
Fig. 1. FPGA implementation flowchart
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Fig. 2. Generate histogram() schematic for binary image with 8 pixels
Fig. 3. Calculate SMBE() for a binary image with 8 pixels
is tripped to stop execution of the module and trigger the next
step in the pipeline.
Since calculating SMBE values is defined recursively, with
each SMBE depending on the previous one, the module uses
a 32-bit register prev to store the previous entry. A register
first is initialized to 0, as sentinel for the base case. The
input frequency array freq goes through a multiplexer which
uses index as the selector to iterate through each pixel’s
frequency. The selected frequency is compared to 0. If fre-
quency is 0, the corresponding SMBE is set to 0x7fffffff.
Otherwise, the recursive formula is followed. This repeats
serially for each pixel value in freq array, with prev getting
updated whenever a non-zero frequency is processed. It is
important to execute this part serially due to dependence on
the previous element.
C. Find Threshold()
This module takes the SMBE map from Calculate SMBE()
and looks for the pixel value which has absolute minimum
SMBE. This value is the threshold along which the histogram
will be divided further down the pipeline. This value is stored
and passed forward along with a done flag.
The input SMBE values pass through a multiplexer with
index as selector. The selected SMBE_val goes through
comparators that compare the absolute value of SMBE_val to
the current threshold_val. The absolute value comparison
is evaluated as follows: SMBE_val < 0 && -SMBE_val <
threshold_val, and SMBE_val >= 0 && SMBE_val
< threshold_val. If either condition evaluates to true,
threshold_val is set to SMBE_val, or -SMBE_val as
appropriate, and index is saved for output. index then
increments by 1, and the process repeats until index <
256.
D. Gen cumu hist()
This module takes the histogram from Generate Hist(), a
lower bound, and an upper bound and calculates the cumula-
tive frequencies for each pixel value between the input bounds.
This module is called twice by the driver module, once with
bounds [0, threshold] and again with bounds [threshold+1,
255]. The cumulative frequency of each pixel value is cal-
culated as defined in (3).
Cumulative histogram is defined as a recursive algorithm.
Hence, we create a 32-bit register prev to store the last calcu-
lated value. prev is initialized to 0, for the base case. Also,
since this module works within a given bound of [idx_l,
idx_h], a register idx_offset is used to store index offset,
instead of absolute index. The absolute index is calculated as
idx_l + idx_offset. The execution does not stop until
index <= idx_h evaluates to false. The input frequency
array freq, passes through a multiplexer with index as
selector. The selected value passes through an adder, which
stores the sum of selected frequency, freq[index], and pre-
vious cumulative frequency, prev, in a separate cumu_freq
array. cumu_freq is the output of this module.
E. Create map()
This module is the last step in MMBEBHE. It creates a
map between the input pixel values and output pixel values.
The map is used to create the final output image. It takes
the cumulative frequencies, lower bound, and upper bound
as input, and outputs the map for the given bounds. Much
like Gen cumu hist(), this module is called twice, once with
bounds [0, threshold] and again with bounds [threshold +
1, 255]. The map is calculated as defined in (5). Since the
output is a pixel value, we use integer division, and round
using modulus (%) operator. The output maps are sent forward
to be compiled into a single map.
Calculating map is carried out as described in (5). This
process can be entirely parallelized, but we carry it out
serially to reduce hardware size. When the module starts
executing, we calculate the half of the total number of pixels,
num_entries, in the input image. This value is calculated as
a right shift, i.e., num_entries >> 1, and is stored in a 32-
bit register half_num_entries. half_num_entries is
used to round values up. The input cumulative frequency array
cumu_freq passes through a multiplexer with a index
as selector. The selected frequency is use to calculate the
corresponding map value. Simultaneously, the remainder with
num_entries is calculated. If the remainder is greater than
half_num_entries, the map value is increased by one.
This process repeats for each pixel value.
F. MMBEBHE()
This is the driver module, responsible for pipelining the
other modules. Figure 7 shows how the differed mmodules
interact with each other. Our implementation takes image and
the image size as input, and outputs a map from input pixel
values to output pixel values. To get the final image, the value
of each pixel is replaced with corresponding value in the output
map.
V. EXPERIMENTAL RESULTS
The map generated by the FPGA on synthesizing our imple-
mentation matched the simulation, and result from MATLAB.
The output map can be used to recreate the equalized image.
Figure 8, and Figure 9 compare the original image, image
created by FPGA, and image created by MATLAB. Results
from MATLAB and FPGA are visually and objectively similar,
as depicted by their histograms. Therefore, our implementation
successfully recreates the results of MMBEBHE on an FPGA,
without using floating point arithmetic.
Although timing actual execution of logic on FPGA is
cumbersome, we were able to get an approximate execution
time of each logical module through simulations. Table I
shows comparison between execution times of each logical
module in our FPGA implementation with 300 MHz clock,
and floating point MATLAB implementation.
Table III, and Table IV show the utilization report of our
implementation. Compare this to the resource utilization report
of Histogram Equalization as computed by Sawmya and Paily
[9], in Table II.
VI. CONCLUSIONS AND FUTURE WORK
We present a successful implementation of MMBEBHE on
FPGA. We are able to replicate the results of MMBEBHE
as found in MATLAB and ModelSim simulations on our
FPGA. The future work could potentially include performing
the MMBEBHE on larger images, as well as optimizing it to
increase parallel processing and hardware concurrency.
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Fig. 8. F16 Images Comparison
(a): Original image; (b): output from FPGA; (c): Output from MATLAB. (d),(e), & (f) are histograms of (a),(b), & (c) respectively.
Fig. 9. Hands Output Images Comparison
(a): Original image; (b): output from FPGA; (c): Output from MATLAB. (d),(e), & (f) are histograms of (a),(b), & (c) respectively.
